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Abstract—This study describes a novel technique to form good
quality low temperature oxide (< 350◦C). Low temperature
oxide was formed by N2O + SiH4:N2 plasma in a plasma en-
hanced chemical vapour deposition (PECVD) system on the
silicon surface reactively etched in CF4 plasma (RIE – reac-
tive ion etching). The fabricated oxide demonstrated excellent
(for low temperature dielectric formation process) current-
voltage (I−V ) characteristics, such as: low leakage current,
high breakdown voltage and good reliability. Experimental
results indicate that the proposed method of fluorine incorpo-
ration into the SiO2/Si inteface improves electrical parameters
of MOS structures.
Keywords—capacitance-voltage characteristics, current-voltage
characteristics, fluorine plasma, radio frequency reactive ion
etching.
1. Introduction
As semiconductor devices are scaled down to obtain
higher-performance ultra-large-scale integration (ULSI) de-
vices, the realibility of gate-oxide ﬁlms is one of the most
important issues. The downscaling of gate oxide thick-
ness improves current driving capability and reduces short-
chanel eﬀects. However, ultrathin oxide ﬁlms exhibit many
serious reliability problems, such as, time-dependent di-
electric beakdown, interface-state generation and charge
trapping (e.g., [1]). Fluorination of the gate oxide struc-
tures has been investigated as a possible candidate for so-
lution of these problems [2]–[8]. Many aspects of the
properties of ﬂuorinated oxides have already been stud-
ied. Such oxides have been found, for example, to be more
resistant to ionizing radiation [2], Fowel-Nordheim (F-N)
tunneling injection stress [1]–[3] and channel hot electron
stress [4]. Dramatic reduction of both hole-trapping proba-
bility and interface-trap generation under avalanche hole in-
jection conditions of the ﬂuorinated samples has also been
reported [6]. In [7] it has been found that the degree of
improvement is a function of ﬂuorine concentration, which
has created a pressure to obtain high concentrations of ﬂu-
orine in silicon oxide.
A number of methods of ﬂuorinated gate oxide fabrication
has been proposed, e.g., by immersing Si wafer in HF so-
lution with D.I. water rinse prior to oxidation [8], by ion
implantation of ﬂuorine atoms into poly-Si gate followed
by a high temperature drive-in [2], or by rapid thermal
processing in O2 with diluted NF3 [7].
An attractive method to fabricate high quality thin ﬂuori-
nated gate oxides is conventional plasma enhanced chemi-
cal vapour deposition (PECVD) oxide on silicon substrate
pretreated with CF4 plasma without subsequent anneal-
ing [8]. As it has already been established in [8] appli-
cation of CF4 plasma pretreatment to the silicon surface
before the PECVD gate oxide formation improved largely
almost all electrical parameters, e.g., the Qbd distribution,
the Vth value.
In our recent study, it has been reported that reactive ion
etching (RIE) in CF4 plasma is a good method to incorpo-
rate high concentrations of ﬂuorine ions into silicon surface,
thus it may be considered as yet another serious candidate
for ﬂuorination process [9].
This study, in turn, investigates the structural and electrical
characteristics of metal-oxide-semiconductor (MOS) struc-
tures with thin ﬂuorinated gate oxide prepared by means of
silicon dioxide RIE in CF4 plasma prior to the deposition
of gate oxide.
2. Experiments
In this work, two types of gate oxide fabrication methods
were compared and investigated: PECVD deposited ox-
ide (control – sample 4 in Table 1) and oxide deposited
in a conventional PECVD tool on a surface etched in
CF4 plasma (samples 1, 2, and 3 in Table 1).
The p-type, boron-doped (100)-oriented silicon wafers with
resistivity of 4–10 Ωcm were cleaned using standard pro-
cedures (SC1+SC2+HF).
Both, PECVD and RIE processes were performed in con-
ventional RF Oxford PlasmaLab Systems. First, 13 nm
thick initial PECVD oxide was deposited by at 300◦C for
30 s with RF power of 10 W. The SiO2 ﬁlm was then reac-
tively etched for 2 min in a RIE tool at room temperature
by CF4 ﬂowing at the rate of 50 ml/min. In the experiments
the RF power was set to: 80 W, 120 W and 160 W.
The complete set of experiments performed in this study is
shown in Table 1.
For all samples except of the control one, ﬂuorine dis-
tribution proﬁles and their concentration in the dielectric
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Table 1
Matrix of experiment and process parameters
Type
PECVD initial oxide reactive ion etching
Final SiO2 deposition using PECVD
of sample
in RF CF4 plasma
ﬂow of CF4 pressure time RF power temperature RF power pressure gas ﬂow rates time
[ml/min] [mTr] [min] [W] [◦C] [W] [mTr] [ml/min] [s]
1 50 200 2 80
350 10 600
N2O = 120 302 50 200 2 120
SiH4:N2 = 703 50 200 2 160
4 – – – –
layer have been measured by ultra low energy-secondary
ion mass spectroscopy (ULE-SIMS).
In order to use electrical characterization methods, MOS
test structures were fabricated with the layers under inves-
tigation as gate dielectrics. Aluminium was used as gate
metal and bottom electrode, allowing reliable electrical
measurements.
3. Results and Discussion
3.1. SIMS Characterization of Fluorine Content
It has already been established in [9] that reactive ion etch-
ing in ﬂuorine plasma is a good method of fabricating lay-
ers containing ﬂuorine atoms in the silicon substrate surface
region. These layers are thin (about 1.5 nm) and the con-
centration of ﬂuorine incorporated into them is very high,
with the maximum values exceeding 1019 cm−3. What is
important – the ﬂuorine incorporation in the substrate may
be controlled by RIE parameters, e.g., RF power or reactive
gas pressure.
As it has been shown in [10], the PECVD gate oxide deposi-
tion (at 300◦C) following RIE does not change the position
of this proﬁle but aﬀects the maximum of ﬂuorine concen-
tration only. As a result of the deposition of silicon dioxide
on the etched surface, the maximum of ﬂuorine concen-
tration decreases for all characterized samples fabricated
Fig. 1. SIMS proﬁles for structure consisting of silicon diox-
ide/thin ﬂuorine-rich/silicon obtained as a result of initial oxide
etching by RIE in CF4 followed by PECVD oxide formation.
within this study to about 1018 cm−3. This suggests that
due to the elevated temperature of deposition (300◦C) some
of the ﬂuorine atoms can escape from the ﬂuorinated ﬁlm.
Interestingly, the ﬂuorine concentration is still signiﬁcantly
higher (by several orders of magnitude) than that obtained
with other methods. In this way a structure consisting of
silicon dioxide/oxide ﬂuorine rich thin ﬁlm/silicon (Fig. 1)
is formed.
It should be stressed that although the ﬂuorine concentra-
tion decreases after the ﬁnal silicon oxide layer depositon,
the RIE process still makes it possible to control (to a cer-
tain extent) the position of the ﬂuorine proﬁle and the value
Fig. 2. Fluorine distribution proﬁle in samples ﬂuorinated in RIE
with diﬀerent RF plasma power prior to PECVD oxide deposition.
of its maximum concentration (Fig. 2). For electrical char-
acterization discussed below we used the sample with the
highest ﬂuorine concentration at the dielectric/silicon inter-
face of a MOS structure fabricated with RF power equal
to 160 W (sample 3).
3.2. Electrical Characterization
The eﬀect of ﬂuorine incorporation into the gate ox-
ide was clearly noticeable in the electrical characteristics:
capacitance-voltage (C−V ) and current-voltage (I−V ) of
MOS test capacitors.
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3.2.1. Analysis of C−V Characteristics
As expected, the control samples with PECVD gate oxide
only are characterized by very high shift of C−V curves
towards negative voltages. C−V characteristics of these
samples exhibit also a strong frequency dependence in the
strong inversion region – see Fig. 3(a).
Fig. 3. The C−V characteristics for MOS test structures with
gate oxide prepared in diﬀerent ways: (a) control sample (PECVD
only) and (b) ﬂuorinated by RIE process (RF power 160 W) +
PECVD oxide.
The incorporation of ﬂuorine by means of RIE reduces
the voltage shift signiﬁcantly (compare Fig. 3(a) with
Fig. 3(b)). Another eﬀect of ﬂuorine incorporation into the
interface of a MOS structure is the disappearance of fre-
quency dispersion in C−V curves – see Fig. 3(b).
In Table 2 electro-physical parameters evaluated from
C−V characteristics of the MOS test devices formed during
experiment are presented.
It can be seen there, that all the measured samples have neg-
ative ﬂat band voltage (V f b) values. For the control oxide
sample, the negative (V f b) is very high. The possible reason
is that after RIE in CF4 plasma, we can expect poorer qual-
ity of the substrate surface due to the damage of the initial
oxide layer. The very low temperature of the gate dielectric
PECVD deposition (300◦C) does not allow for signiﬁcant
improvement of the oxide quality due to thermally related
eﬀects – the temperature is simply too low. Consequently,
for these samples, we can expect high eﬀective densities
of the total non-compensated charge in the oxide-silicon
system (Qe f f ) and interface traps density (e.g., Ditmb).
Table 2
Electrical parameters evaluated from C–V characteristics




C−V curves analysis at ε = 3.9
NA [cm−3] 1.7 ·1015 0.43 ·1015
V f b [V] −4.15 −1.42
Vmb [V] −3.4 −0.95
Ditmb [1/eV cm2] 10.3 ·1011 5.7 ·1011
Qe f f /q [cm−2] 35.8 ·1011 7.7 ·1011
In the studied samples substrate ﬂuorination has improved
the properties of both, the oxide/silicon interface and the
oxide bulk (see Table 2), showing that curing mechanisms
resulting form the presence of ﬂuorine prevailed over the
eﬀects resulting from the damage created during the ﬂuo-
rination (RIE).
During ﬂuorination, high energy ﬂuorine ions break
O-Si-O bonds and form two types of dangling bonds: Si
and Si-O. In the mean time, ﬂuorine ions react with dan-
gling Si bonds and Si-O bonds and form SiF and SiOF
ﬁlms, which passivate the modiﬁted surface.
The same type of dependence on ﬂuorine concentration is
observed for Qe f f .
As it has already been established in [10], for the sample
prepared by means of RIE, the maximum of ﬂuorine con-
centration is located in the oxide. Fluorine ions located in
the silicon dioxide layer not only passivate SiO2/Si inter-
face but also react with the structural defects and damages
of silicon dioxide. Therefore, the value of Qe f f is lower for
the sample with ﬂuorine incorporated into the interface of
MOS structure than for the control sample.
3.2.2. Analysis of I−V Characteristics
As it can be seen from Fig. 4 ﬂuorinated PECVD gate
oxide exhibits much better properties than the control one.
The very bad breakdown statistics indicate that the unifor-
mity of the PECVD oxide is poor. On the other hand, rel-
atively low leakage currents (until breakdown) prove, that
the control PECVD oxide does not contain many structural
defects that would contribute to the leakage currents.
The observed changes can be considered in terms of break-
down statistics and leakage current.
For RIE ﬂuorination, we have observed very signiﬁcant
rise in the mean breakdown voltage value and very good
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Fig. 4. The I−V characteristics measured on MOS test
structures with gate oxide prepared in diﬀerent ways: (a) con-
trol sample (PECVD only) and (b) ﬂuorinated by RIE process
(RF power 160 W) + PECVD oxide.
statistics of breakdowns, while the leakage currents were
still comparable with those of the control samples. All
these parameters are very important for the feasibility
of manufacturing real devices, as the requirements re-
sulting from international technology for semiconductors
(ITRS) have been challenging in this area for many years
already.
4. Conclusions
The results obtained in this study show that the exam-
ined method of ﬂuorination (RIE in CF4 plasma of ini-
tial oxide) allows achieving very high concentrations of
ﬂuorine at the silicon surface region (of the order of
1019 − 1020 cm−3) and the following gate oxide deposi-
tion by means of PECVD at 300◦C does not reduce this
concentration by more than one order of magnitude.
It is also clear from the presented results, that the presence
of ﬂuorine in such quantities at the oxide-silicon interface
results in signiﬁcant improvement of the electrical proper-
ties of otherwise poor-quality PECVD oxide.
The obvious results of silicon surface ﬂuorination by means
of RIE in CF4 plasma prior to gate oxide deposition by
PECVD are:
– signiﬁcant reduction of both, Qe f f and Ditmb;
– removal of the frequency dispersion in the inversion
region of C−V curves;
– increased breakdown voltage;
– signiﬁcantly improved breakdown statistics.
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